Low Power Gbit/sec Low Voltage Differential Signaling I/O System

نویسنده

  • Eddie Ng
چکیده

The effects that I/O circuits have on the overall system performance are becoming more and more pronounced nowadays, as many digital processors reached GHz frequency range while I/O operates only up to MHz range. Extensive studies have been done on I/O signal processing and multi-clocking schemes to increase number of bits per Hz of transmission. In this paper, a circuit level approach to this problem is presented, in particular a low voltage differential signaling (LVDS) interface circuitry is investigated. Simulations have shown 3.0Gbit/sec transmission rate is achieved in a 0.18μm technology while transmitter and receiver dissipate less than 20mW and 25mW power respectively.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Area, Power, and Pin Efficient Bus Structures Using Multi-Bit-Differential Signaling

This paper describes a new low-power, area-, and pin-efficient alternative to differential encoding for high-performance chip-to-chip and backplane signaling. The technique, called multi-bit-differential-signaling (MBDS), consists of a new design for the driver and link termination network coupled with a novel coding system based on “N choose M (nCm)” codes. In an nCm-coded MBDS channel, there ...

متن کامل

LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35- m CMOS

This paper presents the design and the implementation of input/output (I/O) interface circuits for Gb/s-per-pin operation, fully compatible with low-voltage differential signaling (LVDS) standard. Due to the differential transmission technique and the low voltage swing, LVDS allows high transmission speeds and low power consumption at the same time. In the proposed transmitter, the required tol...

متن کامل

A Low Power Low Voltage Rail to Rail Constant gm Differential Amplifier with 150 dB CMRR and Enhanced Frequency Performance

This paper proposes a low voltage (±0.55V supply voltage) low power (44.65µW) high common mode rejection ratio (CMRR) differential amplifier (d.a.) with rail to rail input common mode range (ICMR), constant transconductance (gm) and enhanced frequency performance. Its high performance is obtained using a simple negative averaging method so that it cancels out the common mode input signals at th...

متن کامل

A Very Low Voltage 9th Order Linear Phase Baseband Switched Capacitor Filter (RESEARCH NOTE)

A very low voltage 9th order linear phase baseband switched capacitor (SC) filter has been designed to be used as part of a cellular GSM (Global System Mobile) receiver. A Gaussian-to-6dB filter of the order of seven is chosen and a second order function is added to reduce the group delay variations around. The filter uses a fully differential topology to increase the dynamic range and reduce t...

متن کامل

Fast Asynchronous Bit-Serial Interconnects for Network-on-Chip

The multiple wires required for on-chip bit-parallel interconnect in large systems on chip (SoC) occupy large chip area and present a significant capacitive load. The problem is exacerbated in Networks-on-Chip (NoC), which employ numerous multibit links with widely varying throughput demands, activity rates and standby periods. We approach this challenge with high speed on-chip serial interconn...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002